

250 MHz, Voltage Output 4-Quadrant Multiplier

AD835

FEATURES

Simple: Basic Function is W = XY + Z

Complete: Minimal External Components Required

Very Fast: Settles to 0.1% of FS in 20 ns DC-Coupled Voltage Output Simplifies Use


High Differential Input Impedance X, Y and Z Inputs

Low Multiplier Noise: 50 nV/√Hz

APPLICATIONS

Very Fast Multiplication, Division, Squaring Wideband Modulation and Demodulation Phase Detection and Measurement Sinusoidal Frequency Doubling Video Gain Control and Keying Voltage Controlled Amplifiers and Filters

FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD 835 is a complete four-quadrant voltage output analog multiplier fabricated on an advanced dielectrically isolated complementary bipolar process. It generates the linear product of its X and Y voltage inputs, with a –3 dB output bandwidth of 250 MHz (a small signal rise time of 1 ns). Full-scale (–1 V to +1 V) rise/fall times are 2.5 ns (with the standard $R_{\rm L}$ of 150 $\Omega)$ and the settling time to 0.1% under the same conditions is typically 20 ns.

Its differential multiplication inputs (X, Y) and its summing input (Z) are at high impedance. The low impedance output voltage (W) can provide up to $\pm 2.5 V$ and drive loads as low as 25Ω . Normal operation is from $\pm 5 V$ supplies.

Though providing state-of-the-art speed, the AD 835 is simple to use and versatile. For example, as well as permitting the addition of a signal at the output, the Z input provides the means to operate the AD 835 with voltage gains up to about $\times 10$. In this capacity, the very low product noise of this multiplier (50 nV $\sqrt{\rm Hz}$) makes it much more useful than earlier products.

The AD 835 is available in an 8-pin plastic mini-DIP package (N) and an 8-pin SOIC (R) and is specified to operate over the -40° C to $+85^{\circ}$ C industrial temperature range.

PRODUCT HIGHLIGHTS

- 1. The AD 835 is the first monolithic 250 M Hz four quadrant voltage output multiplier.
- 2. M inimal external components are required to apply the AD 835 to a variety of signal processing applications.
- 3. High input impedances (100 k Ω ||2 pF) make signal source loading negligible.
- 4. High output current capability allows low impedance loads to be driven.
- 5. State of the art noise levels achieved through careful device optimization and the use of a special low noise bandgap voltage reference.
- D esigned to be easy to use and cost effective in applications which formerly required the use of hybrid or board level solutions.

AD835- SPECIFICATIONS $(T_A = +25$ °C, $V_S = \pm 5$ V, $R_L = 150$ Ω , $C_L \le 5$ pF unless otherwise noted)

Model	AD835AN/AR				
TRANSFER FUNCTION		$W = \frac{(X 1 - X 2)(Y 1 - Y 2)}{U} + Z$			
Parameter	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS (X, Y) Differential Voltage Range Differential Clipping Level Low Frequency Nonlinearity vs. Temperature	$V_{CM} = 0$ $ X = \pm 1 V, Y = 1 V \\ Y = \pm 1 V, X = 1 V \\ T_{MIN} \text{ to } T_{MAX}^{1} \\ X = \pm 1 V, Y = 1 V \\ Y = \pm 1 V, X = 1 V $	±1.2	±1 ±1.4 0.3 0.1	0.5 0.3 0.7 0.5	V V % FS % FS % FS
C ommon-M ode Voltage R ange Offset Voltage vs. T emperature C M R R Bias C urrent vs. T emperature Offset Bias C urrent D ifferential R esistance Single-Sided C apacitance F eedthrough, X F eedthrough, Y	$T_{MIN} \text{ to } T_{MAX}^{1}$ $f \leq 100 \text{ kH z; } \pm 1 \text{ V p-p}$ $T_{MIN} \text{ to } T_{MAX}^{1}$ $X = \pm 1 \text{ V, } Y = 0 \text{ V}$ $Y = \pm 1 \text{ V, } X = 0 \text{ V}$	-2.5 70	±3 10 2 100 2	+3 +20 +25 20 27	MV mV dB μA μA μA βC pF dB
DYNAMIC CHARACTERISTICS -3 dB Small-Signal Bandwidth -0.1 dB Gain Flatness Frequency Slew Rate Differential Gain Error, X Differential Phase Error, X Differential Gain Error, Y Differential Phase Error, Y Harmonic Distortion	W = -2.5 V to +2.5 V f = 3.58 M Hz f = 3.58 M Hz f = 3.58 M Hz f = 3.58 M Hz X or Y = 10 dBm, 2nd and 3rd Harmonic Fund = 10 M Hz Fund = 50 M Hz	150	250 15 1000 0.3 0.2 0.1 0.1		M H z M H z V/µs % D egrees % D egrees dB dB
Settling Time, X or Y SUMMING INPUT (Z) Gain -3 dB Small-Signal Bandwidth Differential Input Resistance Single Sided Capacitance Maximum Gain Bias Current	To 0.1%, W = 2 V p-p From Z to W, $f \le 10 \text{ M} \text{ Hz}$ X, Y to W, Z Shorted to W, $f = 1 \text{ kHz}$	0.990	0.995 250 60 2 50		M H z kΩ pF dB μA
OUTPUT CHARACTERISTICS Voltage Swing vs. T emperature Voltage N oise Spectral D ensity Offset Voltage vs. T emperature ² Short C ircuit C urrent Scale F actor Error vs. T emperature L inearity (R elative Error) ³ vs. T emperature	T_{MIN} to T_{MAX}^{1} X = Y = 0, $f < 10 M HzT_{MIN} to T_{MAX}^{1}T_{MIN} to T_{MAX}^{1}T_{MIN} to T_{MAX}^{1}$	±2.2 ±2.0	±2.5 50 ±25 75 ±5 ±0.5	±75 ±10 ±8 ±9 ±1.0 ±1.25	V V nV/√Hz mV mV mA % FS % FS % FS % FS
POWER SUPPLIES Supply Voltage For Specified Performance Quiescent Supply Current vs. T emperature PSRR at Output vs. Vp PSRR at Output vs. Vn	T _{MIN} to T _{MAX} ¹ +4.5 V to +5.5 V -4.5 V to -5.5 V	±4.5	±5 16	±5.5 25 26 0.5 0.5	V mA mA %/V %/V

 $[\]overline{\text{NOTES}}^{1}$ T_{MIN} = -40°C, T_{MAX} = +85°C.

²N ormalized to zero at +25°C.

³Linearity is defined as residual error after compensating for input offset, output voltage offset and scale factor errors.

All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage
Internal Power Dissipation ² 300 mW
Operating Temperature Range40°C to +850
Storage Temperature Range65°C to +150°C
Lead Temperature, Soldering 60 sec+300°C
ESD Rating1500 \
NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

PIN CONNECTIONS 8-Pin Plastic DIP (N) 8-Pin Plastic SOIC (R)



ORDERING GUIDE

Model	Temperature Range	Package Options*		
A D 835A N	-40°C to +85°C	N -8		
A D 835A R	-40°C to +85°C	R -8		

^{*}N = Plastic DIP; R = Small Outline IC Plastic Package (SOIC).

Typical Performance Characteristics




Figure 1. Typical Composite Output Differential Gain & Phase, NTSC for X Channel; f = 3.58 MHz, $R_1 = 150$ Ω




Figure 2. Typical Composite Output Differential Gain & Phase, NTSC for Y Channel; f = 3.58 MHz, $R_{\rm L} = 150$ Ω




Figure 3. Gain & Phase vs. Frequency of X, Y, Z Inputs




Figure 4. Gain Flatness to 0.1 dB

REV. A -3-

²T hermal C haracteristics:

⁸⁻Pin Plastic DIP (N): $\theta_{JC} = 35^{\circ}\text{C/W}$; $\theta_{JA} = 90^{\circ}\text{C/W}$ 8-Pin Plastic SOIC (R): $\theta_{JC} = 45^{\circ}\text{C/W}$; $\theta_{JA} = 115^{\circ}\text{C/W}$.




Figure 5. X and Y Feedthrough vs. Frequency




Figure 6. Small Signal Pulse Response at W Output, $R_L = 150 \,\Omega$, $C_L \leq 5 \, pF$, X Channel $=\pm 0.2 \, V$, Y Channel $=\pm 1.0 \, V$




Figure 7. Large Signal Pulse Response at W Output, $R_L = 150 \,\Omega$, $C_L \le 5 \, pF$, X Channel $=\pm 1.0 \, V$, Y Channel $=\pm 1.0 \, V$




Figure 8. CMRR vs. Frequency for X or Y Channel, $R_L = 150 \,\Omega$, $C_L \leq 5 \,pF$




Figure 9. PSRR vs. Frequency for V+ and V- Supply




Figure 10. Harmonic Distortion at 10 MHz; 10 dBm Input to X or Y Channels, $R_L = 150 \Omega$, $C_L = \le 5 pF$

-4- REV. A




Figure 11. Harmonic Distortion at 50 MHz, 10 dBm Input to X or Y Channel, $R_L = 150 \,\Omega$, $C_L \leq 5 \,pF$




Figure 12. Harmonic Distortion at 100 MHz, 10 dBm Input to X or Y Channel, $R_L = 150 \Omega$, $C_L \le 5 pF$




Figure 13. Maximum Output Voltage Swing, $R_L = 50 \Omega$, $C_l \le 5 pF$




Figure 14. Vos Output Drift vs. Temperature




Figure 15. Fixed LO on Y Channel vs. RF Frequency Input to X Channel




Figure 16. Fixed IF vs. LO Frequency on Y Channel

REV. A -5-

PRODUCT DESCRIPTION

The AD 835 is a four-quadrant, voltage output, analog multiplier fabricated on an advanced, dielectrically isolated, complementary bipolar process. In its basic mode, it provides the linear product of its X and Y voltage inputs. In this mode, the –3 dB output voltage bandwidth is 250 M Hz (a small signal rise time of 1 ns). Full-scale (–1 V to +1 V) rise/fall times are 2.5 ns (with the standard $R_{\rm L}$ of 150 Ω) and the settling time to 0.1% under the same conditions is typically 20 ns.

As in earlier multipliers from Analog D evices, a unique summing feature is provided at the Z-input. As well as providing independent ground references for inputs and output, and enhanced versatility, this feature allows the AD 835 to operate with voltage gain. Its X-, Y- and Z-input voltages are all nominally ± 1 V FS, with overrange of at least 20%. The inputs are fully differential and at high impedance (100 k Ω ||2 pF) and provide a 70 dB CM RR (f \leq 1 M H z).

The low impedance output is capable of driving loads as small as $25\,\Omega.$ The peak output can be as large as ± 2.2 V minimum for $R_L=150\,\Omega,$ or ± 2.0 V minimum into $R_L=50\,\Omega.$ The AD 835 has much lower noise than the AD 534 or AD 734, making it attractive in low level signal-processing applications, for example, as a wideband gain-control element or modulator.

Basic Theory

The multiplier is based on a classic form, having a translinear core, supported by three (X, Y, Z) linearized voltage-to-current converters, and the load driving output amplifier. The scaling voltage (the denominator U, in the equations below) is provided by a bandgap reference of novel design, optimized for ultralow noise. Figure 17 shows the functional block diagram.

In general terms, the AD 835 provides the function

$$W = \frac{(X 1 - X 2)(Y 1 - Y 2)}{IJ} + Z$$
 (1)

where the variables W , U , X , Y and Z are all voltages. Connected as a simple multiplier, with X = X1 – X2, Y = Y1 – Y2 and Z = 0, and with a scale factor adjustment (see below) which sets U = 1 V, the output can be expressed as

$$W = XY \tag{2}$$




Figure 17. Functional Block Diagram

Simplified representations of this sort, where all signals are presumed to be expressed in volts, are used throughout this data sheet, to avoid the needless use of less-intuitive subscripted variables (such as $V_{\rm x1}$). We can view all variables as being normalized to 1 V. For example, the input X can either be stated as being in the range –1 V to +1 V, or simply –1 to +1. The latter representation will be found to facilitate the development of new functions using the AD 835. The explicit inclusion of the denominator, U, is also less helpful, as in the case of the AD 835, if it is not an electrical input variable.

Scaling Adjustment

The basic value of U in Equation 1 is nominally $1.05\,\text{V}$. Figure 18, which shows the basic multiplier connections, also shows how the effective value of U can be adjusted to have any lower voltage (usually $1\,\text{V}$) through the use of a resistive-divider between W (Pin 5) and Z (Pin 4). Using the general resistor values shown, we can rewrite Equation 1 as

$$W = \frac{XY}{U} + kW + (1-k)Z'$$
 (3)

(where Z' is distinguished from the signal Z at Pin 4). It follows that

$$W = \frac{XY}{(1-k)U} + Z'$$
 (4)

In this way, we can modify the effective value of U to

$$U' = (1 - k)U$$
 (5)

without altering the scaling of the Z' input. (This is to be expected, since the only "ground reference" for the output is through the Z' input.)

T hus, to set U' to 1 V, remembering that the basic value of U is 1.05 V, we need to choose R1 to have a nominal value of 20 times R2. The values shown here allow U to be adjusted through the nominal range 0.95 V to 1.05 V, that is, R2 provides a 5% gain adjustment.




Figure 18. Multiplier Connections

N ote that in many applications, the exact gain of the multiplier may not be very important; in which case, this network may be omitted entirely, or R2 fixed at $100\,\Omega$.

REV. A

-6-

APPLICATIONS

The AD 835 is both easy to use and versatile. The capability for adding another signal to the output at the Z input is frequently valuable. Three applications of this feature are presented here: a wideband voltage controlled amplifier, an amplitude modulator and a frequency doubler. Of course, the AD 835 may also be used as a square law detector (with its X- and Y-inputs connected in parallel) in which mode it is useful at input frequencies to well over 250 M H z, since that is the bandwidth limitation only of the output amplifier.

Multiplier Connections

Figure 18 shows the basic connections for multiplication. The inputs will often be single sided, in which case the X2 and Y2 inputs will normally be grounded. Note that by assigning Pins 7 and 2 to these (inverting) inputs, respectively, an extra measure of isolation between inputs and output is provided. The X and Y inputs may, of course, be reversed to achieve some desired overall sign with inputs of a particular polarity, or they may be driven fully differentially.

Power supply decoupling and careful board layout are always important in applying wideband circuits. The decoupling recommendations shown in Figure 18 should be followed closely. In remaining figures in this data sheet, these power supply decoupling components have been omitted for clarity, but should be used wherever optimal performance with high speed inputs is required. However, they may be omitted if the full high frequency capabilities of AD835 are not being exploited.

A Wideband Voltage Controlled Amplifier

Figure 19 shows the AD 835 configured to provide a gain of nominally 0 to 12 dB. (In fact, the control range extends from well under -12 dB to about +14 dB.) R1 and R2 set the gain to be nominally $\times 4$. The attendant bandwidth reduction that comes with this increased gain can be partially offset by the addition of the peaking capacitor C1. Although this circuit shows the use of dual supplies, the AD 835 can operate from a single 9 V supply with slight revision.




Figure 19. Voltage Controlled 50 MHz Amplifier Using the AD835

T he ac response of this amplifier for gains of 0 dB ($V_G = 0.25 \, \text{V}$), 6 dB ($V_G = 0.5 \, \text{V}$) and 12 dB ($V_G = 1 \, \text{V}$) is shown in Figure 20. In this application, the resistor values have been slightly adjusted to reflect the nominal value of $U = 1.05 \, \text{V}$. The overall sign of the gain may be controlled by the sign of V_G .




Figure 20. AC Response of VCA

An Amplitude Modulator

Figure 21 shows a simple modulator. The carrier is applied both to the Y-input and the Z-input, while the modulating signal is applied to the X-input. For zero modulation, there is no product term, so the carrier input is simply replicated at unity gain by the voltage follower action from the Z-input. At $X=1\,V$, the RF output is doubled, while for $X=-1\,V$, it is fully suppressed. That is, an X-input of approximately $\pm 1\,V$ (actually $\pm U$, or about 1.05 V) corresponds to a modulation index of 100%. Carrier and modulation frequencies can be up to 300 M Hz, somewhat beyond the nominal –3 dB bandwidth.

Of course, a suppressed carrier modulator can be implemented by omitting the feedforward to the Z-input, grounding that pin instead.




Figure 21. Simple Amplitude Modulator Using the AD835

Squaring and Frequency Doubling

Amplitude domain squaring of an input signal, E, is achieved simply by connecting the X- and Y-inputs in parallel to produce an output of E^2/U . The input may have either polarity, but the output in this case will always be positive. The output polarity may be reversed by interchanging either the X or Y inputs.

When the input is a sine wave E $\sin \omega t$, a signal squarer behaves as a frequency doubler, since

$$\frac{\left(E \sin \omega t\right)^2}{U} = \frac{E^2}{2U} (1 - \cos 2 \omega t) \tag{6}$$

While useful, Equation 6 shows a dc term at the output which will vary strongly with the amplitude of the input, E.

REV. A -7-

Figure 22 shows a frequency doubler which overcomes this limitation and provides a relatively constant output over a moderately wide frequency range, determined by the time-constant C 1 and R1. The voltage applied to the X - and Y -inputs are exactly in quadrature at a frequency $f=1/2\ \pi C\ 1R1$ and their amplitudes are equal. At higher frequencies, the X -input becomes smaller while the Y -input increases in amplitude; the opposite happens at lower frequencies. The result is a double frequency output, centered on ground, whose amplitude of 1 V for a 1 V input varies by only 0.5% over a frequency range of $\pm 10\%$. Because there is no "squared" dc component at the output, sudden changes in the input amplitude do not cause a "bounce" in the dc level.




Figure 22. Broadband "Zero-Bounce" Frequency Doubler
This circuit is based on the identity

$$\cos\theta\sin\theta = \frac{1}{2}\sin 2\theta \tag{7}$$

At $\omega_0=1/C$ 1R1, the X input leads the input signal by 45° (and is attenuated by $\sqrt{2}$, while the Y input lags the input signal by 45°, and is also attenuated by $\sqrt{2}$. Since the X and Y inputs are 90° out of phase, the response of the circuit will be


$$W = \frac{1}{U} \frac{E}{\sqrt{2}} (\sin \omega t - 45^{\circ}) \frac{E}{\sqrt{2}} (\sin \omega t + 45^{\circ}) = \frac{E^{2}}{2U} (\sin 2\omega t) (8)$$

which has no dc component, R2 and R3 are included to restore the output to 1 V for an input amplitude of 1 V (the same gain adjustment as mentioned earlier). Because the voltage across the capacitor, C1, decreases with frequency, while that across the resistor, R1, increases, the amplitude of the output varies only slightly with frequency. In fact, it is only 0.5% below its full value (at its center frequency $\omega_{\rm o}$ = 1/C1R1) at 90% and 110% of this frequency.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Pin Plastic DIP (N Package)



8-Pin Plastic SOIC (R Package)

